

[illegible]

```

AAAAAA  DDDDDDDD  PPPPPPPP  SSSSSSSS  UU      UU  BBBB88888  77777777  999999  000000
AAAAAA  DDDDDDDD  PPPPPPPP  SSSSSSSS  UU      UU  BBBB88888  77777777  999999  000000
AA      AA  DD      DD  PP      PP  SS      SS  UU      UU  BB      BB  77      77  99      99  00      00
AA      AA  DD      DD  PP      PP  SS      SS  UU      UU  BB      BB  77      77  99      99  00      00
AA      AA  DD      DD  PP      PP  SS      SS  UU      UU  BB      BB  77      77  99      99  00      00
AA      AA  DD      DD  PP      PP  SS      SS  UU      UU  BB      BB  77      77  99      99  00      00
AA      AA  DD      DD  PPPPPPPP  SSSSSS  UU      UU  BB8888888  77      77  9999999  00      00
AA      AA  DD      DD  PPPPPPPP  SSSSSS  UU      UU  BB8888888  77      77  9999999  00      00
AAAAAAAAA  DD      DD  PP      SS      UU      UU  BB      BB  77      77  99      99  0000      00
AAAAAAAAA  DD      DD  PP      SS      UU      UU  BB      BB  77      77  99      99  0000      00
AA      AA  DD      DD  PP      SS      UU      UU  BB      BB  77      77  99      99  0000      00
AA      AA  DD      DD  PP      SS      UU      UU  BB      BB  77      77  99      99  0000      00
AA      AA  DDDDDDDD  PP      SSSSSSSS  UUUUUUUUU  BBBB88888  77      77  999999  000000
AA      AA  DDDDDDDD  PP      SSSSSSSS  UUUUUUUUU  BBBB88888  77      77  999999  000000
                                     ....
                                     ....
                                     ....
                                     ....

LL      IIIIIII  SSSSSSSS
LL      IIIIIII  SSSSSSSS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SSSSSS
LL      II      SSSSSS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SS
LLLLLLLLLLL  IIIIIII  SSSSSSSS
LLLLLLLLLLL  IIIIIII  SSSSSSSS
```

(3)	148	CISINT - CI INTERRUPT HANDLER
(4)	237	DRSINT - DR INTERRUPT HANDLER
(5)	337	UBASINITIAL - CPU-DEPENDENT UNIBUS ADAPTER INITIALIZATION
(5)	418	MASSBUS ADAPTER INTERRUPT DISPATCHER
(5)	535	MASSBUS ADAPTER INITIALIZATION
(6)	567	INISMPMADP - BUILD ADP AND INITIALIZE MULTI-PORT MEMORY
(6)	661	MASINITIAL - INITIALIZE MULTI-PORT MEMORY ADAPTER
(6)	730	INTER-PROCESSOR REQUEST HANDLER
(6)	847	REPORT RESOURCE AVAILABILITY TO INTERESTED PORTS


```
0000 1      .NOSHOW CONDITIONALS
0000 5
0000 9
0000 13
0000 15      .TITLE  ADPSUB790 - ADAPTER SUBROUTINES FOR VAX 11/790
0000 17
0000 21
0000 22      .IDENT  'V04-000'
0000 23
0000 24 :*****
0000 25 :*
0000 26 :*  COPYRIGHT (c) 1978, 1980, 1982, 1984 BY
0000 27 :*  DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.
0000 28 :*  ALL RIGHTS RESERVED.
0000 29 :*
0000 30 :*  THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED
0000 31 :*  ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE
0000 32 :*  INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER
0000 33 :*  COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
0000 34 :*  OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
0000 35 :*  TRANSFERRED.
0000 36 :*
0000 37 :*  THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE
0000 38 :*  AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
0000 39 :*  CORPORATION.
0000 40 :*
0000 41 :*  DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
0000 42 :*  SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.
0000 43 :*
0000 44 :*
0000 45 :*****
0000 46 :
0000 47 : Facility: System bootstrapping and initialization
0000 48 :
0000 49 : Abstract: This module contains initialization routines that are loaded
0000 50 :           during system initialization (rather than linked into the system).
0000 51 :
0000 52 : Environment: Mode = KERNEL, Executing on INTERRUPT stack, IPL=31
0000 53 :
0000 54 : Author:  Kerbey T. Altmann           Creation date: 30-Oct-1982
0000 55 :
0000 56 : Modification history:
0000 57 :
0000 58 :     V03-007 TCM0002           Trudy C. Matthews           04-Jun-1984
0000 59 :     Include more 780-specific code for the 11/790 version of
0000 60 :     this routine.
0000 61 :
0000 62 :     V03-006 KPL0001           Peter Lieberwirth           12-Apr-1984
0000 63 :     Init ADP$S_SHB properly again; V03-004 ASSUMEd this field
0000 64 :     was at a certain constant offset, and a change to the ADP
0000 65 :     moved it. Note - this is a 780 change only.
0000 66 :
0000 67 :     V03-005 KDM0081           Kathleen D. Morse           13-Sep-1983
0000 68 :     Create version for Micro-VAX I.
0000 69 :
0000 70 :     V03-004 ROW0196           Ralph O. Weber              27-JUL-1983
0000 71 :     Correct INISMPMADP so the ADP$S_SHB is correctly initialized
```

0000 72 :
0000 73 :
0000 74 :
0000 75 :
0000 76 :
0000 77 :
0000 78 :
0000 79 :
0000 80 :
0000 81 :
0000 82 :
0000 83 :
0000 84 :
0000 85 :--

to zero.

V03-003 MSH0001 Maryann Hinden 06-Dec-1982
Add initialization for DW750.

V03-002 ROW0142 Ralph O. Weber 23-NOV-1982
Correct JMP in multiport memory interrupt dispatching code
prototype, MPMINTD, to a JSB. MASINT expects to receive
control via a JSB.

V03-001 TCM0001 Trudy C. Matthews 8-Nov-1982
initialize field ADPSL_AVECTOR in INISMPMADP.

```
00000001 0000 90
          0000 92      C780_LIKE = 1
          0000 94
          0000 98
          0000 102
          0000 106 :
          0000 107 : MACRO LIBRARY CALLS
          0000 108 :
          0000 109 $ADPDEF      ; Define ADP offsets.
          0000 110 $CRBDEF      ; Define CRB offsets.
          0000 111 $DCDEF       ; Define AT codes.
          0000 112 $DDBDEF      ; Define DDB offsets.
          0000 113 $DDTDEF      ; Define DDT offsets.
          0000 114 $DYNDEF      ; Define data structure type codes.
          0000 115 $IDBDEF      ; Define interrupt dispatcher offsets.
          0000 116 $MBADEF      ; Define MASSBUS registers.
          0000 117 $MCHKDEF     ; Define machine check masks.
          0000 118 $MPMDEF      ; Define multi-port memory.
          0000 119 $NDTDEF      ; Define nexus device types.
          0000 120 $PRDEF       ; Define IPR numbers.
          0000 121 $PTEDEF      ; Define Page Table Entry bits.
          0000 122 $RPBDEF      ; Define Restart Parameter Block fields.
          0000 123 $SSDEF       ; Define system service codes.
          0000 124 $UBADEF      ; Define UBA register offsets.
          0000 125 $UBIDEF      ; Define UNIBUS interconnect
          0000 126              ; register offsets.
          0000 127 $UCBDEF      ; Define unit control block.
          0000 128 $VADEF       ; Define virtual address fields.
          0000 129 $VECDEF      ; Define vec offsets.
          0000 130
          0000 132 $CEBDEF      ; COMMON EVENT BLOCK
          0000 133 $FKBDEF      ; FORK BLOCK
          0000 134 $IPLDEF      ; INTERRUPT PRIORITY LEVELS
          0000 135 $PRIDEF      ; PRIORITY INCREMENT DEFINITIONS
          0000 136 $PRQDEF      ; INTER-PROCESSOR REQUEST
          0000 137 $RSNDEF      ; RESOURCE NUMBER DEFINITIONS
          0000 138 $SHBDEF      ; SHARED MEMORY CONTROL BLOCK
          0000 139 $SHDDEF      ; SHARED MEMORY DATAPAGE
          0000 141
          0000 145
00000000 0000 146      .PSECT SYSLOA, LONG
```



```
0000 148      .SBTTL CISINT - CI INTERRUPT HANDLER
0000 149      :+
0000 150      : CISINT - CI INTERRUPT HANDLER
0000 151      :
0000 152      : THIS MODULE IS A DUMMY CI32 INTERRUPT HANDLER WHICH IS USED
0000 153      : UNTIL THE REAL CI DRIVER (PADRIVER) IS LOADED. IT ALSO CONTAINS
0000 154      : A DUMMY CI32 CONTROLLER INITIALIZATION ENTRY POINT.
0000 155      :
0000 156      : INPUTS:
0000 157      :
0000 158      : THE STACK ON ENTRY IS AS FOLLOWS:
0000 159      :
0000 160      :         0(SP)          ADDRESS OF IDB ADDRESS
0000 161      : 4(SP) - 16(SP)      SAVED R2 - R5
0000 162      :         20(SP)      INTERRUPT PC
0000 163      :         24(SP)      INTERRUPT PSL
0000 164      :
0000 165      : OUTPUTS:
0000 166      :
0000 167      : NONE
0000 168      :
0000 169      : SIDE EFFECTS:
0000 170      :
0000 171      : INTERRUPTS ARE DISABLED ON THE CI32
0000 172      : -
0000 173      :
0000 174      :
0000 175      :
0000 176      :
0000 177      :
0000 178      : $PAREGDEF -- Define offsets to CI registers and fields in the registers.
0000 179      :
0000 180      :
0000 181      : $DEFINI PAREG
0000 182      :
0000 183      : $DEF PA_CNF .BLKL 1 ; Configuration register
0000 184      :
0000 185      : VIELD PA_CNF,0,<- ; Define config register fields:
0000 186      : ZADPTYP,8,M>,- ; Adapter type code
0000 187      : <PFD,,M>,- ; Powerfail disable
0000 188      : <TDEAD,,M>,- ; Transmit dead
0000 189      : <TFAIL,,M>,- ; Transmit fail
0000 190      : <,5>,- ; 5 unused bits
0000 191      : <CRD,,M>,- ; CRD on port init'd read
0000 192      : <RDS,,M>,- ; RDS on port init'd read
0000 193      : <CXTER,,M>,- ; SBI error confirm
0000 194      : <RDTO,,M>,- ; Port init'd read timeout on SBI
0000 195      : <CSTMO,,M>,- ; Port init'd command xmit timeout
0000 196      : <,1>,- ; 1 unused bit
0000 197      : <PUP,,M>,- ; Adapter power up
0000 198      : <PDN,,M>,- ; Adaptor power down
0000 199      : >
0000 200      :
0000 201      : $DEF PA_PMC .BLKL 1 ; Port maint control/status register
0000 202      :
0000 203      : VIELD PA_PMC,0,<- ; Define register fields:
0000 204      : ZMIN,,M>,- ; Maint initialized
0000 205      : <MTD,,M>,- ; Maint timer disable
0000 206      : <MIE,,M>,- ; Maint interrupt enable
```

```
0008 207      <MIF,,M>,-      ; Maint intterrupt flag
0008 208      >
0008 209
0008 210      $DEFEND PAREG
0000 211
0000 212      CISINT::
64      53      9E      D0      0000      213      MOVL      @ (SP)+,R3      ; GET ADDRESS OF IDB
64      54      63      D0      0003      214      MOVL      IDBSL (SR(R3),R4      ; GET ADDRESS OF FIRST CSR
00400000 8F      D0      0006      215      MOVL      #PA_CNF_M_PUP,PA_CNF(R4)      ; CLEAR POWER UP
00800000 8F      D0      000D      216      MOVL      #PA_CNF_M_PDN,PA_CNF(R4)      ; CLEAR POWER DOWN
04      A4      01      D0      0014      217      MOVL      #PA_PMC_M_MIN,PA_PMC(R4)      ; SET MAINTENCE INITIALIZE
52      8E      7D      0018      218      MOVQ      (SPT)+,R2      ; RESTORE REGISTERS
54      8E      7D      001B      219      MOVQ      (SP)+,R4
02      001E      220      REI
001F      221
001F      224
001F      225      CISINITIAL::      ; CONTROLLER INITIALIZATION
001F      226      CISSHUTDOWN::      ; CONTROLLER SHUTDOWN
001F      227
001F      230
04      A4      01      D0      001F      231      MOVL      #PA_PMC_M_MIN,PA_PMC(R4)      ; SET MAINTENCE INITIALIZE
0023      234
05      0023      235      RSB
```



```
0024 237 .SBTTL DR$INT - DR INTERRUPT HANDLER
0024 238 :+
0024 239 : DR$INT - DR INTERRUPT HANDLER
0024 240 :
0024 241 : THIS MODULE IS A DUMMY DR32 INTERRUPT HANDLER WHICH IS USED
0024 242 : UNTIL THE REAL DR DRIVER (XFDRIVER) IS LOADED. IT ALSO CONTAINS
0024 243 : A DUMMY DR32 CONTROLLER INITIALIZATION ENTRY POINT.
0024 244 :
0024 245 : INPUTS:
0024 246 :
0024 247 : THE STACK ON ENTRY IS AS FOLLOWS:
0024 248 :
0024 249 : 0(SP) ADDRESS OF IDB ADDRESS
0024 250 : 4(SP) - 16(SP) SAVED R2 - R5
0024 251 : 20(SP) INTERRUPT PC
0024 252 : 24(SP) INTERRUPT PSL
0024 253 :
0024 254 : OUTPUTS:
0024 255 :
0024 256 : NONE
0024 257 :
0024 258 : SIDE EFFECTS:
0024 259 :
0024 260 : INTERRUPTS ARE DISABLED ON THE DR32
0024 261 : -
0024 262 :
0024 263 :
0024 264 :
0024 265 :
0024 266 :
0024 267 : DR32 DCR REGISTER DEFINITIONS
0024 268 : -
0024 269 :
0024 270 $DEFINI DR
0000 271 $DEF DR_DCR .BLKL 1 : DR32 CONTROL REGISTER
0004 272 _VIELD DR_DCR,0,<- : ADAPTER TYPE
0004 273 <ADPTYP,8>,- : ID2 ERROR
0004 274 <ID2ERR,M>,- : ID2 TIME-OUT STATUS
0004 275 <ID2TOS,2>,- : RESERVED
0004 276 <1>,- : ID1 ERROR
0004 277 <ID1ERR,M>,- : ID1 TIME-OUT STATUS
0004 278 <ID1TOS,2>,- : READ DATA SUBSTITUTE
0004 279 <RDS,M>,- : CORRECTED READ DATA
0004 280 <CRD,M>,- : DCR HALT
0004 281 <DCRHLT,M>,- : DCR ABORT INTERRUPT
0004 282 <DCRABT,M>,- : PACKET INTERRUPT
0004 283 <PKTINT,M>,- : INTERRUPT ENABLE
0004 284 <INTENB,M>,- : RESERVED
0004 285 <1>,- : ADAPTER POWER UP
0004 286 <PWRUP,M>,- : ADAPTER POWER DOWN
0004 287 <PWRDN,M>,- : EXTERNAL ABORT
0004 288 <EXTABT,M>,- : RESERVED
0004 289 <1>,- : IMPLEMENTATION DEPENDENT BITS
0004 290 <IMPDEP,6>,-
0004 291 >
0004 292 :
0004 293 : DCR CONTROL FIELD A CODES (USED WHEN WRITING TO DCR)
0004 294 :
00000100 0004 295 DCR_K_CLRPWRUP=*X100
```

```
00000200 0004 296      DCR_K_CLRPRDN=*X200      ; CLEAR POWER DOWN
00000300 0004 297      DCR_K_CLREXTABT=*X300     ; CLEAR EXTERNAL ABORT
00000400 0004 298      DCR_K_CLRABTINT=*X400     ; CLEAR ABORT INTERRUPT
00000500 0004 299      DCR_K CLRINTENB=*X500     ; CLEAR INTERRUPT ENABLE
00000600 0004 300      DCR_K SETINTENB=*X600     ; SET INTERRUPT ENABLE
00000700 0004 301      DCR_K CLRHLT=*X700       ; CLEAR HALT
          0004 302
          0004 303 ; DCR CONTROL FIELD B CODES (USED WHEN WRITING TO DCR)
          0004 304
00001000 0004 305      DCR_K CLRCRD=*X1000       ; CLEAR CRD
00002000 0004 306      DCR_K SETEXTABT=*X2000     ; SET EXTERNAL ABORT
00003000 0004 307      DCR_K CLRPKTINT=*X3000     ; CLEAR PACKET INTERRUPT
00004000 0004 308      DCR_K RESET=*X4000        ; RESET
00005000 0004 309      DCR_K SETOSQTST=*X5000     ; SET OSEQ TEST
00006000 0004 310      DCR_K CLROSQTST=*X6000     ; CLEAR OSEQ TEST
          0004 311
          0024 312 $DEFEND DR
          0024 313
          64 53 9E D0 0024 314 DR$INT::      MOVL @ (SP)+,R3      ; GET ADDRESS OF IDB
          64 54 63 D0 0027 315      MOVL IDB$L_CSR(R3),R4      ; GET ADDRESS OF FIRST CSR
          64 00000100 8F D0 002A 316      MOVL #DCR_K_CLRPRUP,DR_DCR(R4) ; CLEAR POWER UP
          64 00000200 8F D0 0031 317      MOVL #DCR_K_CLRPRDN,DR_DCR(R4) ; CLEAR POWER DOWN
          52 8E 7D 0038 318      MOVQ (SP)+,R2      ; RESTORE REGISTERS
          54 8E 7D 003B 319      MOVQ (SP)+,R4
          02 003E 320      REI
          003F 321
          003F 324
          003F 325 DR$INITIAL::      ; CONTROLLER INITIALIZATION
          003F 326 DR$SHUTDOWN::    ; CONTROLLER SHUTDOWN
          003F 327
          64 4000 8F 3C 003F 330      MOVZWL #DCR_K_RESET,(R4) ; RESET DR (R4 POINTS TO CSR)
          0044 334
          05 0044 335      RSB
```

```
0045 337 .SBTTL UBASINITIAL - CPU-DEPENDENT UNIBUS ADAPTER INITIALIZATION
0045 338
0045 339 :+ UBASINITIAL - UNIBUS ADAPTER INITIALIZATION
0045 340
0045 341 THIS ROUTINE IS CALLED VIA A JSB INSTRUCTION AT SYSTEM STARTUP AND AFTER
0045 342 A POWER RECOVERY RESTART TO ALLOW INITIALIZATION OF UNIBUS ADAPTERS.
0045 343 (POWERFAIL AND INITADP)
0045 344
0045 345 INPUTS:
0045 346
0045 347 R2 = ADDRESS OF ADAPTER CONTROL BLOCK (11/780 AND 11/750)
0045 348 R4 = ADDRESS OF UNIBUS ADAPTER CONFIGURATION STATUS REGISTER (11/780)
0045 349
0045 350 ALL INTERRUPTS ARE LOCKED OUT.
0045 351
0045 352 OUTPUTS:
0045 353
0045 354 THE UNIBUS ADAPTER IS INITIALIZED AND INTERRUPTS ARE ENABLED.
0045 355
0045 356
0045 357 UBASINITIAL:: ;UNIBUS ADAPTER INITIALIZATION
0045 358
0045 359
0045 360
0045 361 MCOML #0,UBASL_CSR(R4) ;CLEAR ALL ADAPTER CONFIGURATION ERRORS
0045 362 MCOML #0,UBASL_SR(R4) ;CLEAR ALL ADAPTER STATUS BITS
0045 363 MOVZWL ADPSW_UMR_DIS(R2),R0 ;PICK UP THE NUMBER OF UMR'S TO DISABLE
0045 364 ASHL #UBASV_CR_MRDSB-4,R0,R0 ;DIVIDE BY 16 THEN SHIFT INTO POSITION
0045 365 BISL3 #UBASM_CR_SUEFIE!- ;ENABLE INTERRUPTS
0045 366 UBASM_CR_BRIE!-
0045 367 UBASM_CR_CNFE!-
0045 368 UBASM_CR_USEFIE!-
0045 369 UBASM_CR_IFSIE,-
0045 370 R0,UBASL_CR(R4)
0045 371
0045 372
0045 373
0045 374
0045 375
0045 376
0045 377
0045 378
0045 379
0045 380
0045 381
0045 382
0045 383
0045 384 10$: ;NO SPECIAL INIT FOR 11/730 OR UVAX I
0045 385 RSB ;
0045 386
0045 387 ; IGNORE UNEXPECTED UNIBUS INTERRUPTS
0045 388
0045 389
0045 390 .ALIGN LONG
0045 391
0045 392 UBASINTO:: ; PASSIVE RELEASES THROUGH VECTOR 0
0045 393
0045 394 INCL @#IOSGL_UBA_INT0 ; COUNT THEM
0045 395 BRB UBA_UNEXINT ; JOIN COMMON CODE, VECTORS ARE ALLIGNED
0045 396
0045 397 .ALIGN LONG
0045 398
0045 399
0045 400 ; NOTE: UBASUNEXINT is the label in the EXEC that is a JMP @#UBA_UNEXINT.
0045 401 This seeming duplicity is necessary since there is code that must
0045 402 refer to the EXEC address from within the SYSLOA image.
0045 403
0045 404 UBA_UNEXINT:: ; UNEXPECTED INTERRUPT CODE
```


3F	BA	0068	405		
		0068	407		
		0068	408		
		0068	409	POPR	#*M<R0,R1,R2,R3,R4,R5>
		006A	412		
	02	006A	414	REI	

: FOR 780-LIKE PROCESSORS, RESTORE
: SAVED REGISTERS
:
: FOR 11/750, NO REGISTERS SAVED
: IGNORE INTERRUPT

```
006B 418 .SBTTL MASSBUS ADAPTER INTERRUPT DISPATCHER
006B 419
006B 420 :+ MBASINT - MASSBUS ADAPTER INTERRUPT DISPATCHER
006B 421
006B 422 THIS ROUTINE IS ENTERED VIA A JSB INSTRUCTION WHEN AN INTERRUPT OCCURS
006B 423 ON A MASSBUS ADAPTER. THE STATE OF THE STACK ON ENTRY IS:
006B 424
006B 425 00(SP) = ADDRESS OF IDB ADDRESS.
006B 426 04(SP) = SAVED R2.
006B 427 08(SP) = SAVED R3.
006B 428 12(SP) = SAVED R4.
006B 429 16(SP) = SAVED R5.
006B 430 20(SP) = INTERRUPT PC.
006B 431 24(SP) = INTERRUPT PSL.
006B 432
006B 433 INTERRUPT DISPATCHING OCCURS AS FOLLOWS:
006B 434
006B 435 IF THE INTERRUPTING ADAPTER IS CURRENTLY OWNED AND THE OWNER UNIT
006B 436 IS EXPECTING AN INTERRUPT, THEN THAT UNIT IS DISPATCHED FIRST. ALL
006B 437 OTHER UNITS ARE DISPATCHED BY READING THE ATTENTION SUMMARY REG-
006B 438 ISTER AND SCANNING FOR UNITS THAT HAVE ATTENTION SET. AS EACH UNIT
006B 439 IS FOUND, ITS ATTENTION SUMMARY BIT IS CLEARED AND THEN A TEST IS
006B 440 MADE TO DETERMINE IF AN INTERRUPT IS EXPECTED ON THE UNIT. IF YES,
006B 441 THEN THE DRIVER IS CALLED AT ITS INTERRUPT RETURN ADDRESS. ELSE
006B 442 THE DRIVER IS CALLED AT ITS UNSOLICITED INTERRUPT ADDRESS. AS EACH
006B 443 CALL TO THE DRIVER RETURNS, THE ATTENTION SUMMARY REGISTER IS RE-
006B 444 READ AND AN ATTEMPT IS MADE TO FIND ANOTHER UNIT TO DISPATCH. WHEN
006B 445 NO UNITS REQUESTING ATTENTION REMAIN, THE INTERRUPT IS DISMISSED.
006B 446 :-
006B 447
006B 448 .ALIGN LONG
006C 449
006C 450 MBASINT:: ;MASSBUS ADAPTER INTERRUPT DISPATCHER
53 00 BE D0 006C 451 MOVL @ (SP),R3 ;GET ADDRESS OF IDB
54 63 D0 0070 452 MOVL IDB$$_CSR(R3),R4 ;GET ADDRESS OF CONFIGURATION STATUS REGISTE
00800000 8F D3 0073 453
0073 454
0073 455
0073 456 BITL #MBAS$_CSR_PD,- ;CHECK FOR MBA POWER DOWN
0079 457 MBAS$_CSRTR4) ;BRANCH IF POWERFAIL
64 12 007A 458 BNEQ 45$
61 007C 459
007C 460
007C 461
55 04 A3 D0 007C 462 MOVL IDB$_OWNER(R3),R5 ;GET OWNER UNIT UCB ADDRESS
0A 13 0080 463 BEQL 10$ ;IF EQL NO OWNER
52 0090 C5 9A 0082 464 MOVZBL UCBS$_SLAVE(R5),R2 ;GET OWNER SLAVE CONTROLLER NUMBER
21 64 A5 01 E0 0087 465 BBS #UCBS$_INT,UCBS$_STS(R5),20$ ;IF SET, INTERRUPT EXPECTED
53 00 BE D0 008C 466 MOVL @ (SP),R3 ;RETRIEVE ADDRESS OF IDB
54 63 D0 0090 467 MOVL IDB$_CSR(R3),R4 ;RETRIEVE MBA CONFIGURATION REGISTER ADDRESS
08 A4 00 D2 0093 468 MCOML #0,MBAS$_SR(R4) ;CLEAR ALL MBA STATUS BITS
52 0410 C4 D0 0097 469 MOVL MBAS$_ASTR4),R2 ;READ ATTENTION SUMMARY REGISTER
52 08 00 EA 009C 470 FFS #0,#8,R2,R2 ;FIND FIRST UNIT REQUESTING ATTENTION
5E 04 C0 00A1 471 BNEQ 20$ ;IF NEQ UNIT FOUND
52 8E 7D 00A3 472 ADDL #4,SP ;REMOVE IDB ADDRESS FROM STACK
54 8E 7D 00A6 473 MOVQ (SP)+,R2 ;RESTORE REGISTERS
02 00AC 474 MOVQ (SP)+,R4
00AD 475 REI
00AD 482
```

```
55 18 A342 D0 00AD 483 20$: MOVL IDBSL_UCBLST(R3)[R2],R5 ;GET ADDRESS OF UCB OR INTERRUPT DISPATCHER
    22 55 E8 00B2 484 BLBS R5,40$ ;IF LBS INTERRUPT DISPATCHER FOR MULTI-
    0410 C4 01 52 78 00B5 485 ; DEVICE CONTROLLER
    55 D5 00B8 486 ASHL R2,#1,MBASL_AS(R4) ;CLEAR ATTENTION SUMMARY BIT
    CD 13 00BD 487 TSTL R5 ;SEE IF UCB DEFINED
    09 64 A5 01 F5 00BF 488 BEQL 10$ ;IF EQL NONE DEFINED
    53 10 A5 7D 00C4 489 BBCC #UCBSV_INT,UCBSW_STS(R5) 30$:IF CLR, INTERRUPT NOT EXPECTED
    0C B5 16 00C8 490 MOVQ UCBSL_FR3(R5),R3 ;RESTORE DRIVER CONTEXT
    BF 11 00CB 491 JSB @UCBSL_FPC(R5) ;CALL DRIVER AT INTERRUPT RETURN ADDRESS
    00CD 492 BRB 10$ ;
    53 0088 C5 D0 00CD 493 30$: MOVL UCBSL_DDT(R5),R3 ;GET ADDRESS OF DDT
    04 B3 16 00D2 495 JSB @DDT$C_UNSOINT(R3) ;CALL UNSOLICITED INTERRUPT ROUTINE
    B5 11 00D5 496 BRB 10$ ;
    7E DC 00D7 497 40$: MOVPSL -(SP) ;READ CURRENT PSL
    75 16 00D9 498 JSB -(R5) ;CALL SLAVE CONTROLLER INTERRUPT DISPATCHER
    AF 11 00DB 500 BRB 10$ ;
    00DD 501
    00DD 503
    00DD 504 : IN CASE OF ADAPTER POWER DOWN BIT ASSERTED, RETRIEVE ADP ADDRESS AND JUMP
    00DD 505 : TO ADAPTER ERROR ROUTINE IN SYSLOA780.
    0GDD 506
    00DD 507
    00DD 508
    54 14 A3 D0 00DD 509 45$: MOVL IDBSL_AD(P(R3),R4 ;GET ADP ADDRESS
    FF1C' 31 00E1 510 BRW EXESR780_INT ;JUMP TO ERROR ROUTINE
    00E4 511
    00E4 533
```



```
00E4 535 .SBTTL MASSBUS ADAPTER INITIALIZATION
00E4 536
00E4 537 :+ MBASINITIAL - MASSBUS ADAPTER INITIALIZATION
00E4 538
00E4 539 THIS ROUTINE IS CALLED VIA A JSB INSTRUCTION AT SYSTEM STARTUP AND AFTER
00E4 540 A POWER RECOVERY RESTART TO ALLOW INITIALIZATION OF MASSBUS ADAPTERS.
00E4 541
00E4 542 INPUTS:
00E4 543
00E4 544 R4 = CSR ADDRESS OF MASSBUS ADAPTER.
00E4 545 R5 = ADDRESS OF ADAPTER IDB.
00E4 546
00E4 547 ALL INTERRUPTS ARE LOCKED OUT.
00E4 548
00E4 549 OUTPUTS:
00E4 550
00E4 551 THE MASSBUS ADAPTER IS INITIALIZED AND INTERRUPTS ARE ENABLED.
00E4 552 :-
00E4 553
00E4 554 MBASINITIAL:: ;MASSBUS ADAPTER INITIALIZATION
00E4 555
01 D0 00E4 558 MOVL #MBASH_CR_INIT,-
04 A4 00E6 559 MBASL_CR(R4) ;INITIALIZE MASSBUS ADAPTER
04 A4 D0 00E8 560 MOVL #MBASH_CR_IE,-
00EA 561 MBASL_CR(R4) ;ENABLE INTERRUPTS
00EC 564
05 00EC 565 RSB
```

```
00ED 567 .SBTTL INISMPMADP - BUILD ADP AND INITIALIZE MULTI-PORT MEMORY
00ED 568 :+
00ED 569 : INISMPMADP IS CALLED AFTER MAPPING THE REGISTERS FOR A MULTI-PORT
00ED 570 : MEMORY ADAPTER. AN ADAPTER CONTROL BLOCK IS ALLOCATED AND FILLED.
00ED 571 : THE HARDWARE ADAPTER IS THEN INITIALIZED BY CALLING MPMS$INITIAL.
00ED 572 :
00ED 573 : NOTE: THIS ROUTINE HAS BEEN LOCATED HERE IN SYSLOAXXX.EXE INSTEAD OF
00ED 574 : INILOA.EXE BECAUSE IT CAN BE CALLED WHILE THE SYSTEM IS RUNNING
00ED 575 : LONG AFTER INILOA.EXE HAS BEEN DELETED!!!
00ED 576 :
00ED 577 : INPUT:
00ED 578 : R4 - nexus identification number of this nexus
00ED 579 :
00ED 580 : OUTPUTS:
00ED 581 : ALL REGISTERS PRESERVED
00ED 582 :-
00ED 583 :
00000010 00ED 584 NUMMPMVEC = 16 ; NUMBER OF INTER-PORT INTERRUPT VECTORS
00ED 585 :
00ED 586 INISMPMADP:: ; INITIALIZE MPM DATA STRUCTURES
00ED 587 :
05 00ED 588 RSB ; DUMMY ENTRY FOR SYSGEN
00EE 589 :
00EE 590 :
```

```
00EE 661 .SBTTL MASINITIAL - INITIALIZE MULTI-PORT MEMORY ADAPTER
00EE 662 :++
00EE 663 :
00EE 664 MPMSINITIAL - INITIALIZE MULTI-PORT MEMORY ADAPTER
00EE 665 :
00EE 666 THIS ROUTINE IS CALLED AT SYSTEM INTIALIZATION AND AFTER A POWER
00EE 667 RECOVERY RESIART TO INITIALIZE THE PORT ADAPTER BY CLEARING ANY
00EE 668 ERRORS AND ENABLING ALL INTERRUPTS.
00EE 669 :
00EE 670 INPUTS:
00EE 671 :
00EE 672 R4 = ADDR OF ADAPTER CSR.
00EE 673 :
00EE 674 IPL = 31
00EE 675 :
00EE 676 OUPUTS:
00EE 677 :
00EE 678 ANY ERRORS IN PORT ARE CLEARED AND ALL INTERRUPTS ARE ENABLED.
00EE 679 :--
00EE 680 :
00EE 681 MASINITIAL:: ; INTIALIZE PORT
00EE 682 :
05 00EE 684 RSB
00EE 685 :
```



```
00EF 730      .SBTTL INTER-PROCESSOR REQUEST HANDLER
00EF 731      :++
00EF 732      :
00EF 733      : FUNCTIONAL DESCRIPTION:
00EF 734      :
00EF 735      :     THIS ROUTINE IS CALLED BY A DRIVER OR AN EXEC FUNCTION TO
00EF 736      :     EITHER SEND A REQUEST TO OR JUST INTERRUPT ANOTHER PROCESSOR
00EF 737      :     THAT IS CONNECTED TO A PORT OF THE MULTI-PORT MEMORY.
00EF 738      :
00EF 739      : INPUTS:
00EF 740      :
00EF 741      :     R4 = ADAPTER CONTROL BLOCK ADDRESS.
00EF 742      :     R5 = IF LSS 0 - ADDRESS OF A FORK BLOCK TO USE IF REQUEST
00EF 743      :         BLOCK IS NOT AVAILABLE.
00EF 744      :         IF GEQ 0 - PORT NUMBER OF PROCESSOR TO JUST INTERRUPT.
00EF 745      :
00EF 746      : OUTPUTS:
00EF 747      :
00EF 748      :     WHEN THIS ROUTINE IS CALLED WITH A FORK BLOCK ADDRESS, IT WILL
00EF 749      :     ATTEMPT TO ALLOCATE A REQUEST BLOCK. IF THE REQUEST FAILS,
00EF 750      :     THE CONTEXT OF THE CALLER WILL BE SAVED IN THE FORK BLOCK, THE
00EF 751      :     FORK BLOCK WILL BE INSERTED IN THE REQUEST BLOCK WAIT
00EF 752      :     QUEUE AND A RETURN TO THE CALLER'S CALLER IS EXECUTED.
00EF 753      :
00EF 754      :     IF A REQUEST BLOCK IS ALLOCATED SUCCESSFULLY, CONTROL WILL
00EF 755      :     RETURN TO THE CALLER VIA A CO-ROUTINE CALL SO THE CALLER CAN
00EF 756      :     FILL-IN THE REQUEST BLOCK.
00EF 757      :
00EF 758      :     THE CALLER WILL THEN PERFORM ANOTHER CO-ROUTINE CALL TO RETURN
00EF 759      :     TO THIS ROUTINE SO THE BLOCK CAN BE INSERTED IN THE DESIRED
00EF 760      :     PROCESSOR'S INTER-PROCESSOR REQUEST QUEUE. IF IT IS THE
00EF 761      :     FIRST REQUEST IN THE QUEUE AN INTER-PORT INTERRUPT WILL
00EF 762      :     ALSO BE REQUESTED TO WAKE-UP THE DISPATCHER ON THE PORT.
00EF 763      :
00EF 764      :
00EF 765      :     IF THIS ROUTINE IS CALLED WITH A PORT NUMBER INSTEAD OF A
00EF 766      :     FORK BLOCK ADDRESS, IT WILL JUST REQUEST AN INTERRUPT FOR
00EF 767      :     THE PROCESSOR ON THE SPECIFIED PORT. IT IS THEN UP TO THE
00EF 768      :     INTERRUPTED PROCESSOR TO DETERMINE WHAT THE INTERRUPT WAS
00EF 769      :     FOR.
00EF 770      :
00EF 771      :     R0 = SUCCESS OR FAILURE OF OPERATION. THIS SHOULD BE CHECKED
00EF 772      :     BY THE CALLER BOTH TIMES THIS ROUTINE RETURNS.
00EF 773      :
00EF 774      :     R3,R4,R5 ARE PRESERVED.
00EF 775      :
00EF 776      : --
00EF 777      :
00EF 778      : MASREQUEST::                                : REQUEST HANDLER
00EF 779      :
05 00EF 781      : RSB
00F0 782
```

```
00F0 847      .SBTTL REPORT RESOURCE AVAILABILITY TO INTERESTED PORTS
00F0 848      :++
00F0 849      :
00F0 850      : FUNCTIONAL DESCRIPTION:
00F0 851      :
00F0 852      :     THIS ROUTINE IS CALLED TO REPORT TO ANY PROCESSORS THAT A RESOURCE
00F0 853      :     HAS BEEN MADE AVAILABLE.
00F0 854      :
00F0 855      : INPUTS:
00F0 856      :
00F0 857      :     R0 = RESOURCE NUMBER OF RESOURCE MADE AVAILABLE.
00F0 858      :     R1 = SHARED MEMORY CONTROL BLOCK (SHB) ADDRESS.
00F0 859      :
00F0 860      : OUTPUTS:
00F0 861      :
00F0 862      :     ANY PROCESSORS WAITING FOR THE SPECIFIED RESOURCE ARE INTERRUPTED
00F0 863      :     TO NOTIFY THEM THE RESOURCE IS AVAILABLE.
00F0 864      :
00F0 865      :     R0,R1,R2,R3 ARE NOT PRESERVED.
00F0 866      :--
00F0 867      :
00F0 868      : MASRAVAIL::
00F0 869      :
05 00F0 871      RSB
00F1 872
00F1 1175      .END
```

ADPSUB790
Symbol table

- ADAPTER SUBROUTINES FOR VAX 11/790³

16-SEP-1984 00:58:05 VAX/VMS Macro V04-00
5-SEP-1984 04:06:45 [SYSLOA.SRC]ADPSUB.MAR;1

Page 17
(6)

ADPSW_UMR_DIS	= 00000256		
C780_CIKE	= 00000001		
CIS\$INITIAL	0000001F	RG	02
CIS\$INT	00000000	RG	02
CIS\$SHUTDOWN	0000001F	RG	02
CPU_TYPE	= 00000004		
DCR_K_CLRPRDN	= 00000200		
DCR_K_CLRPRUP	= 00000100		
DCR_K_RESET	= 00004000		
DDT\$UNSLINT	= 00000004		
DR\$INITIAL	0000003F	RG	02
DR\$INT	00000024	RG	02
DR\$SHUTDOWN	0000003F	RG	02
DR_DCR	00000000		
EXESRH780_INT	*****	X	02
IDB\$ADP	= 00000014		
IDB\$CSR	= 00000000		
IDB\$OWNER	= 00000004		
IDB\$UCBLST	= 00000018		
INISMPMADP	000000ED	RG	02
IOSGL_UBA_INT0	*****	X	02
MAS\$INITIAL	000000EE	RG	02
MASRAVAIL	000000F0	RG	02
MASREQUEST	000000EF	RG	02
MBAS\$INITIAL	000000E4	RG	02
MBAS\$INT	0000006C	RG	02
MBASL_AS	= 00000410		
MBASL_CR	= 00000004		
MBASL_CSR	= 00000000		
MBASL_SR	= 00000008		
MBASH_CR_IE	= 00000004		
MBASH_CR_INIT	= 00000001		
MBASH_CSR_PD	= 00800000		
NUMMPPVEC	= 00000010		
PA_CNF	00000000		
PA_CNF_M_PDN	= 00800000		
PA_CNF_M_PUP	= 00400000		
PA_PMC	00000004		
PA_PMC_M_MIN	= 00000001		
PR\$SID_TYP730	= 00000003		
PR\$SID_TYP750	= 00000002		
PR\$SID_TYP780	= 00000001		
PR\$SID_TYP790	= 00000004		
PR\$SID_TYPUV1	= 00000007		
SIZ...	= 00000006		
UBAS\$INITIAL	00000045	RG	02
UBAS\$INT0	00000060	RG	02
UBASL_CR	= 00000004		
UBASL_CSR	= 00000000		
UBASL_SR	= 00000008		
UBASH_CR_BRIE	= 00000020		
UBASH_CR_CNFIE	= 00000004		
UBASH_CR_IFSIE	= 00000040		
UBASH_CR_SUEFIE	= 00000008		
UBASH_CR_USEFIE	= 00000010		
UBASV_CR_MRDSB	= 0000001A		
UBA_UNEXTINT	00000068	RG	02

UCBSB_SLAVE	= 00000090
UCBSL_DDT	= 00000088
UCBSL_FPC	= 0000000C
UCBSL_FR3	= 00000010
UCBSV_INT	= 00000001
UCBSW_STS	= 00000064

ADP
V04

+-----+
! Psect synopsis !
+-----+

PSECT name	Allocation	PSECT No.	Attributes
. ABS .	00000000 (0.)	00 (0.)	NOPIC USR CON ABS LCL NOSHR NOEXE NORD NOWRT NOVEC BYTE
\$ABSS	00000008 (8.)	01 (1.)	NOPIC USR CON ABS LCL NOSHR EXE RD WRT NOVEC BYTE
SYSLOA	000000F1 (241.)	02 (2.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC LONG

+-----+
! Performance indicators !
+-----+

Phase	Page faults	CPU Time	Elapsed Time
Initialization	29	00:00:00.05	00:00:02.13
Command processing	129	00:00:00.57	00:00:03.97
Pass 1	541	00:00:13.90	00:00:53.79
Symbol table sort	0	00:00:02.21	00:00:07.70
Pass 2	113	00:00:02.88	00:00:10.56
Symbol table output	8	00:00:00.08	00:00:00.29
Psect synopsis output	2	00:00:00.01	00:00:00.53
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	824	00:00:19.70	00:01:18.97

The working set limit was 1950 pages.
131956 bytes (258 pages) of virtual memory were used to buffer the intermediate code.
There were 110 pages of symbol table space allocated to hold 2138 non-local and 6 local symbols.
1179 source lines were read in Pass 1, producing 13 object records in Pass 2.
38 pages of virtual memory were used to define 37 macros.

+-----+
! Macro library statistics !
+-----+

Macro library name	Macros defined
_\$255\$DUA28:[SYSLOA.OBJ]790DEF.MLB;1	0
_\$255\$DUA28:[SYS.OBJ]LIB.MLB;1	25
_\$255\$DUA28:[SYSLIB]STARLET.MLB;2	7
TOTALS (all libraries)	32

2215 GETS were required to define 32 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LIS\$:ADPSUB790/OBJ=OBJ\$:ADPSUB790 MSRC\$:CPUSW790/UPDATE=(ENH\$:CPUSW790)+MSRC\$:ADPSUB/UPDATE=(ENH\$:ADPSUB)+EXECMLS/LIB+LIB\$

0392 AH-BT13A-SE
VAX/VMS V4.0

DIGITAL EQUIPMENT CORPORATION
CONFIDENTIAL AND PROPRIETARY

